Customer LDPC Information Sheet

Print or Download PDF here

The information in the Table below enables Avaliant to determine the service cost for each LDPC code, and simulation turnaround time. For instance, the total number of error blocks has a direct bearing on the simulation time. Accumulating 200 block errors will take twice as long as accumulating 100 errors. The turnaround time depends on when the simulation starts because the Avaliant LDPC Validator may be in use at the time. Volume orders receive discounts. Please provide the following information about your LDPC code(s):

 LDPC validation service GPU modulation BER BLER FEC Puncturing Shortening LLR regular irregular iteration sum product belief propagation FPGA ASIC
 LDPC validation service GPU modulation BER BLER FEC Puncturing Shortening LLR regular irregular iteration sum product belief propagation FPGA ASIC

Figure 1:  Example of H Matrix Rows, Columns, and Edges.

 LDPC validation service GPU modulation BER BLER FEC Puncturing Shortening LLR regular irregular iteration sum product belief propagation FPGA ASIC

Figure 2: Example of 5 Points and 8 Points for Every 1 dB BLER Increment

 

 

 
 

 

.